Introduction
The prospect of maintaining CMOS FET logic performance with scaling beyond the 16 nm generation has driven the exploration of adopting alternative channel materials such as Ge and III-V compound semiconductors [1] . For III-V-based transistor concepts, surface and buried channel configurations are under investigation. In either case, the incorporation of a high-k dielectric is envisioned for suitable off-state power performance. As such, the interface of the dielectric with the channel or a barrier layer above the channel must result in an acceptably low interface state density (D it ) and avoid Fermi level pinning effects due to induced gap states [2, 3] . Passivation of such defect states for III-V interfaces have long been recognized as a significant challenge [4, 5] and this talk will summarize our recent progress in the understanding of these defects in view of the substantial work in the field spanning many decades.
Methods

Deposition and Surface/Interface Analysis
Atomic layer deposition (ALD) of high-k dielectrics on III-V compounds is arguably the most recent innovation in view of the long history of the III-V MOS research [6] . We have employed a comprehensive, in-situ deposition and analysis cluster tool described elsewhere [7] . Briefly, the system integrates a commercial ALD reactor with a number of other deposition and process capabilities in a clustered chamber configuration. This capability is also integrated with surface analysis techniques, including monochromatic x-ray photoelectron spectroscopy (XPS) enabling the detailed study of the interfacial chemistry of the dielectric/III-V interface. We often employ half-cycle ALD reaction studies where the surface is interrogated immediately after the metal and oxidation precursor steps without exposure to spurious contamination from the atmosphere.
First-principles modeling
Calculations are based on the density functional theory (DFT) with the PW91 version of the generalized gradient approximation (GGA) for the exchange-correlation potential, as implemented in a plane-wave basis code VASP [2] . The HfO 2 /GaAs slab model employed here has been constructed to specifically minimize interfacial stress, enabling the modeling of the effect of oxidation on defect formation without potentially spurious stress-induced reactions [8] . Electronic structure was also calculated using the hybrid functional method for the valance band offsets, taking into account the experimental values of the conduction band offsets, and resulting in reasonable band gaps.
Results and Discussion
We have shown previously [9] that oxidation of the III-arsenide surface results in the formation of chemical states at the interface which appear to be related to defects that induce Fermi level pinning. In particular, the incorporation of a thin Si "interfacial passivation layer" (IPL) between the high-k dielectric and the III-As interface can react with surface oxides, and control the oxidation state observed. Capacitors [9] and transistors [10] fabricated with such layers show improved characteristics which are correlated to the oxidation state of these species. For In x Ga (1-x) As surfaces, these species include Ga+3 and As-As bonding.
Similar species are observed in the case of ALD Al 2 O 3 and HfO 2 on In x Ga (1-x) As surfaces. An example is shown in Figure 1 for the case of Al 2 O 3 on GaAs(100) which has been initially treated with an (NH 4 ) 2 S solution [2, 11] . It is seen that the Ga+3 oxidation state can be readily reduced by just one trimethyl-Al ALD pulse, while Ga-S and Ga+1 oxidation states remain detectable. In the case of As, As-S bonding appears to be readily reduced while a persistent As-As bonding is detected. Note that As-oxides are readily reduced by the ALD process -often called the "clean-up" effect [12] . It is noted that the wet chemical "passivation" process results in both etching and some oxidation of the surface. Similar results are observed for other In x Ga (1-x) As surfaces [13, 14] . It is also noted that the orientation of the substrate also impacts the relative concentration of the various oxidation states after exposure to the ALD process [15, 16] , and improved performance appears to be correlated with the control of the interfacial chemistry.
Our first-principles modeling of a representative ALD or wet-chemically treated interface, i.e. where the interface is exposed to substantial oxidation, indicates that such oxidation can induce deleterious defects in the band gap [2, 8] . This may be seen in Fig. 2 showing the predicted density of states for a HfO 2 /GaAs interface. It is seen that species detectable by XPS such as Ga-O and As-As bonding results in gap states. Ga dangling bonds (Ga DB, not detectable by XPS) results in a state near the conduction band edge as well. Control of these species appears essential for any surface channel transistor, implying that any oxidation step must be carefully controlled. 
Conclusions
In the case of high-k/III-As interfaces, it appears that any oxidation step will result in a substantial population of defects in the gap which may lead to pinning phenomenon. To somewhat mitigate these effects, In x Ga (1-x) As is often employed whereby the narrowed band gap appears to result in a significant portion of the defect states being pushed into the conduction band. The role of such states in device performance remain a topic of investigation, however. In our talk, we will also present work on other high-k/III-V interfaces, including antimonides and phosphides for comparison.
